Formal Verification

ASIC Art has good expertise in Formal Verification on mixture of verilog and VHDL code and various stages of a netlist (after DFT insertion, after trees insertion, after ECOs).