DFT & ATPG

ASIC Art engineers went through million gates design for scan chain insertion, complex memory BIST generation, JTAG insertion.
ATPG and netlist/RTL fixing skill for a better fault-coverage was proved in various projects.